

# A Novel Bipolar-MOSFET Low-Noise Amplifier (BiFET LNA), Circuit Configuration, Design Methodology, and Chip Implementation

Pingxi Ma, *Member, IEEE*, Marco Racanelli, *Member, IEEE*, Jie Zheng, *Member, IEEE*, and Marion Knight

**Abstract**—This paper proposes a new RF circuit configuration: the Bipolar cascaded with a mosFET (BiFET). Applying the BiFET for low-noise amplifiers (LNAs), we have developed a new BiFET-based design methodology. By using this methodology, a BiFET LNA has been designed based on Jazz Semiconductor Inc.’s SiGe90 BiCMOS process. The packaged chip tested on board has demonstrated a 16-dB power-gain 1.6-dB noise-figure  $-6.5\text{ dBm}$  input third intercept point while consuming only 3 mW ( $2.2\text{ V} \times 1.4\text{ mA}$ ) in the personal communication system (PCS) band. To our knowledge, this is the lowest current silicon-based LNA reported to date that maintains good PCS band performance.

**Index Terms**—Bipolar, bipolar cascaded with a mosFET (BiFET), low-noise amplifier (LNA), MOSFET.

## I. INTRODUCTION

THE low-noise amplifier (LNA) is a key component of wireless communication systems. The LNA specification, high gain, and low-noise figure can significantly improve the system noise performance, while high linearity can effectively reduce adjacent channel interference and transmitter desensitization. Since receivers have to be continuously powered to explore pilot signal, dc-bias current is a critical specification for the LNA design. A large dc-bias current can increase circuit power consumption and degrade the battery life.

In order to obtain high gain, high linearity, low noise figure, and low bias current, there are a variety of LNA configurations in use. As Fig. 1(a)–(c) shows, six existing configurations of the LNA can be identified as either bipolar or MOSFET with single-device, cascade, or cascode architecture, respectively. The single-device LNA generally has a lower power gain than the cascaded LNA, but consume less power. The cascoded LNA has been used to maintain low power consumption and higher gain with higher reverse isolation simultaneously. Implementations that use only bipolar devices typically have better noise figure, while implementations that use MOS devices can achieve higher linearity. This is due to the inherent properties of the bipolar and MOS device.

The modern SiGe BiCMOS process has merged the bipolar device and MOSFET into the same technological platform [1], [2]. While BiCMOS logic cells have been proposed previously




Fig. 1. LNA circuit configurations. (a) Single-device, (b) cascade, and (c) cascode with a Bipolar and MOSFET, respectively. (d) BiFET LNA with Bipolar cascaded with a MOSFET.

to take advantages of the bipolar and MOSFET devices [3], no equivalent for RF circuit blocks has yet been presented. In this paper, we report a novel configuration of a bipolar cascaded with mosFET (BiFET) and use it for an LNA design, as shown in Fig. 1(d). Such an approach combines a very low-noise bipolar first stage with a linear cascoded MOSFET (BiFET) to improve the tradeoff between power consumption, noise, gain, and linearity relative to the more traditional configurations shown in Fig. 1(a)–(c). In Section II, we develop a new BiFET-based analytical theory on gain, noise figure, and linearity. In Section III, we present a design methodology using the newly developed theory. In Section IV, we demonstrate a chip implementation and, in Section V, we present a conclusion.

## II. ANALYTICAL THEORY

### A. Voltage Gain

Fig. 1(d) shows the newly proposed configuration. The bipolar is cascaded with a MOSFET loading impedance  $Z_L$ . The capacitance at node  $P$  is marked as  $C_P$  and it can be expressed as a function of  $C_{GS}$  and  $C_{BC}$  (see the Appendix). Using the small-signal frequency response, we can obtain a voltage gain as [4]

$$\frac{V_{\text{out}}}{V_{\text{in}}}(s) = -g_{\text{mBip}}Z_L \cdot \frac{\eta}{(\eta + 1)} \quad (1)$$

where  $\eta = g_{\text{mMOS}}/C_P s$ ,  $g_{\text{mBip}}$ , and  $g_{\text{mMOS}}$  is the bipolar and MOSFET transconductance, respectively. For a large  $g_{\text{mMOS}}$ ,  $\eta \gg 1$ , (1) can be reduced to

$$\frac{V_{\text{out}}}{V_{\text{in}}}(s) = A_{\text{cascode}} = -g_{\text{mBip}}Z_L \quad (2)$$

Manuscript received April 16, 2003; revised June 17, 2003.

The authors are with Jazz Semiconductor Inc., Newport Beach, CA 92660 USA (e-mail: pingxi.ma@jazzsemi.com; marco.racanelli@jazzsemi.com; jie.zheng@jazzsemi.com; marion.knight@jazzsemi.com).

Digital Object Identifier 10.1109/TMTT.2003.818581




Fig. 2. Equivalent circuits for noise-figure calculation in: (a) common-emitter, (b) common-gate, and (c) BiFET configurations.

where  $A_{\text{cascode}}$  is the voltage gain achieved with the BiFET operating in the cascode mode. For a smaller  $g_{\text{mMOS}}$ ,  $\eta \ll 1$ , (1) can be reduced to

$$\begin{aligned} \frac{V_{\text{out}}}{V_{\text{in}}}(s) &= A_{\text{cascode}} \\ &= \left( -g_{\text{mBip}} \cdot \frac{1}{C_{PS}} \right) \cdot (g_{\text{mMOS}} \cdot Z_L) \\ &= A_{\text{Bip}} \cdot A_{\text{MOS}} \end{aligned} \quad (3)$$

where  $A_{\text{cascode}}$  is the voltage gain achieved with the BiFET operating in the cascode mode.  $A_{\text{Bip}}$  and  $A_{\text{MOS}}$  are the voltage gain for the bipolar and MOSFET stages, respectively. In the actual application, the LNA operates between the cascode and cascade modes of operation.

### B. Noise Figure

The noise figure of circuit can be expressed as [4]

$$\text{NF} = 1 + \frac{\bar{V}_n^2}{4kT R_s \Delta f} + \frac{\bar{I}_n^2}{4kT \cdot \frac{1}{R_s} \cdot \Delta f} \quad (4)$$

where  $\bar{V}_n^2$  and  $\bar{I}_n^2$  are the input-referred voltage and current noise sources, respectively.  $R_s$  is the source resistance, and  $\Delta f$  is the frequency bandwidth.

For the common-emitter HBT used in the BiFET LNA, the base resistance  $r_b$  of the HBT should be low to achieve a lower noise figure. The current noise source  $\bar{I}_n^2$  could be neglected in this case. The noise figure in Fig. 2(a) can be written as

$$\text{NF}_{\text{Bip}} = 1 + \frac{R_{\text{Bip}}}{R_s} \quad (5a)$$

with

$$R_{\text{Bip}} = r_b + \frac{1}{2g_{\text{mBip}}} \quad (5b)$$

where  $R_{\text{Bip}}$  is the equivalent noise resistance of the HBT.

For a common-gate MOSFET, the current noise source  $\bar{I}_n^2$  could be neglected due to the large output impedance [4]. The noise figure in Fig. 2(b) can be written as

$$\text{NF}_{\text{MOS}} = 1 + \frac{R_{\text{MOS}}}{R_s} \quad (6a)$$

with

$$R_{\text{MOS}} = r_g + \frac{1}{2g_{\text{mMOS}}} \quad (6b)$$

where  $R_{\text{MOS}}$  is the equivalent noise resistance and  $r_g$  is the gate resistance.

The BiFET LNA noise figure can be calculated by using Fig. 2(c). There are two noise contributions, i.e.,  $R_{\text{Bip}}$  and  $R_{\text{MOS}}$ , to the total noise figure. The  $R_{\text{MOS}}$  contribution can be calculated based on voltage gains between  $V_G$  and  $V_{\text{out}}$  and  $V_{\text{in}}$  and  $V_{\text{out}}$ . The  $R_{\text{MOS}}$  contribution to the “out” terminal can be expressed as

$$\bar{V}_{n,\text{out},R_{\text{MOS}}}^2 = \left( \frac{V_{\text{out}}}{V_G} \right)^2 \cdot \bar{V}_{n,R_{\text{MOS}}}^2 \quad (7a)$$

where the voltage gain is [4]

$$\frac{V_{\text{out}}}{V_G} = \frac{Z_L}{g_{\text{mMOS}}^{-1} + (C_P s)^{-1}} \quad (7b)$$

and the noise voltage is

$$\bar{V}_{n,R_{\text{MOS}}}^2 = 4kT R_{\text{MOS}} \Delta f. \quad (7c)$$

The input-referred noise voltage resulting from  $R_{\text{MOS}}$  can be written as

$$\bar{V}_{n,\text{in},R_{\text{MOS}}}^2 = \left( \frac{V_{\text{in}}}{V_{\text{out}}} \right)^2 \cdot \bar{V}_{n,\text{out},R_{\text{MOS}}}^2. \quad (8)$$

The input-referred noise voltage resulting from  $R_{\text{Bip}}$  can be written as

$$\bar{V}_{n,\text{in},R_{\text{Bip}}}^2 = 4kT R_{\text{Bip}} \Delta f. \quad (9)$$

Since the noise source  $R_{\text{MOS}}$  is not correlated with  $R_{\text{Bip}}$ , the total input-referred noise voltage can be obtained as

$$\bar{V}_{n,\text{in}}^2 = \bar{V}_{n,\text{in},R_{\text{MOS}}}^2 + \bar{V}_{n,\text{in},R_{\text{Bip}}}^2. \quad (10)$$

Substituting (10) into (4) and assuming  $\bar{I}_n^2 = 0$ , we can express the total noise figure as a function of  $\text{NF}_{\text{Bip}}$  and  $\text{NF}_{\text{MOS}}$  through the corresponding equations as follows:

$$\text{NF} - 1 = (\text{NF}_{\text{Bip}} - 1) + \frac{1}{A_{\text{Bip}}^2} (\text{NF}_{\text{MOS}} - 1). \quad (11)$$

This equation is presented here for the first time. It clarifies that the cascode noise figure is mainly determined by the input transistor rather than the cascaded device. The smaller the capacitance ( $C_P$ ) at node  $P$  is, the higher the voltage gain ( $A_{\text{Bip}}$ ) is, which reduces the cascaded MOSFET’s noise and totally achieves a lower noise figure.

### C. Input Third Intercept Point (IIP<sub>3</sub>)

The input-output relationship of a memoryless nonlinear system can be approximated with a polynomial [5]

$$y(t) = \alpha_1 x(t) + \alpha_2 x^2(t) + \alpha_3 x^3(t) + \dots \quad (12)$$

The IIP<sub>3</sub> should be

$$\text{IIP}_3 = \sqrt{\frac{4}{3} \cdot \left| \frac{\alpha_1}{\alpha_3} \right|}. \quad (13)$$




Fig. 3. Equivalent circuits for the  $\text{IIP}_3$  calculation in bipolar/MOSFET: (a) single-device and (b) BiFET configurations.

For the input bipolar transistor, the input–output relationship in Fig. 3(a) can be obtained as

$$\begin{aligned} I_C &= I_S \exp\left(\frac{V_{\text{BEO}} + V_{\text{in}}}{V_T}\right) \\ &= I_S \exp\left(\frac{V_{\text{BEO}}}{V_T}\right) \\ &\quad \cdot \left[1 + \frac{V_{\text{in}}}{V_T} + \frac{1}{2} \left(\frac{V_{\text{in}}}{V_T}\right)^2 + \frac{1}{6} \left(\frac{V_{\text{in}}}{V_T}\right)^3 + \dots\right] \end{aligned} \quad (14)$$

where  $I_C$  is the collector current,  $I_S$  is the reverse saturation current,  $V_{\text{BEO}}$  is the emitter–base dc-bias voltage,  $V_{\text{in}}$  is the input signal, and  $V_T$  is the thermal voltage. The  $\text{IIP}_3$  can be obtained by using (13)

$$\text{IIP}_{3\text{Bip}} = 2\sqrt{2} \cdot V_T. \quad (15)$$

Substituting the bipolar transistor in Fig. 3(a) for the cascoded MOSFET, we can achieve a larger  $\text{IIP}_3$  and further assume it to be infinite due to the MOSFET's square  $I$ – $V$  law.

The BiFET's  $\text{IIP}_3$  can be calculated in Fig. 3(b). We can obtain a group of equations as

$$I_D = M(-V_{PG} - V_{\text{Th}})^2 \quad (16a)$$

$$I_D + i_D = M(-V_{PG} - \Delta v_P - V_{\text{Th}})^2 \quad (16b)$$

$$i_P = \Delta v_P C_{PS} \quad (16c)$$

$$i_C = I_S \exp\left(\frac{V_{\text{in}}}{V_T}\right) \quad (16d)$$

$$i_D = i_C - i_P \quad (16e)$$

with  $M = (1/2) \mu_n C_{\text{ox}}(W/L)$ , where  $\mu_n$  is the electron mobility,  $C_{\text{ox}}$  is the gate–oxide capacitance density, and  $W$  and  $L$  is the gatewidth and gate length, respectively. Substituting (16a) and (16c) into (16b), we can get

$$i_D = M\Delta v_P^2 - g_{\text{mMOS}} \cdot \Delta v_P \quad (16f)$$

with

$$g_{\text{mMOS}} = 2M(-V_{PG} - V_{\text{Th}}). \quad (16g)$$

Substituting (16c) and (16f) into (16e), we obtain

$$\Delta v_P^2 - \frac{g_{\text{mMOS}} - C_{PS}}{M} \cdot \Delta v_P = \frac{i_C}{M}. \quad (16h)$$

Solving (16h), we can obtain a solution of  $\Delta v_P$

$$\Delta v_P = -\sqrt{\frac{i_C}{M} + \frac{(g_{\text{mMOS}} - C_{PS})^2}{4M^2}} + \frac{g_{\text{mMOS}} - C_{PS}}{2M}. \quad (16i)$$

The output current  $i_D$  can be rewritten as

$$\begin{aligned} i_D &= I_S \exp\left(\frac{V_{\text{in}}}{V_T}\right) - C_{PS} \\ &\quad \cdot \left[ -\sqrt{\frac{I_S}{M} \exp\left(\frac{V_{\text{in}}}{V_T}\right) + \frac{(g_{\text{mMOS}} - C_{PS})^2}{4M^2}} \right. \\ &\quad \left. + \frac{g_{\text{mMOS}} - C_{PS}}{2M} \right]. \end{aligned} \quad (16j)$$

The  $\text{IIP}_3$  can be derived by using (16j) with  $i_D$  being a function of  $V_{\text{in}}$ .

### III. DESIGN METHODOLOGY

#### A. Design Guideline

We can rewrite the normalized voltage gain in (1) as a function of  $\eta$

$$G_{\text{NORM}} = \frac{\eta}{(\eta + 1)} \quad (17a)$$

with

$$G_{\text{NORM}} = \frac{V_{\text{out}}}{A_{\text{cascode}} V_{\text{in}}}. \quad (17b)$$

The normalized noise figure can be a function of  $\eta$  through (11)

$$\text{NF}_{\text{NORM}} = \frac{1}{\eta^2} \quad (18a)$$

with

$$\text{NF}_{\text{NORM}} = \frac{3}{4g_m(\text{ratio})} \cdot \left( \frac{\text{NF} - 1}{\text{NF}_{\text{Bip}} - 1} - 1 \right) \quad (18b)$$

and

$$g_m(\text{ratio}) = \frac{g_{\text{mMOS}}}{g_{\text{mBip}}} \cdot \frac{1 + 1.5g_{\text{mMOS}}r_g}{1 + 2g_{\text{mBip}}r_b}. \quad (18c)$$

The input–output relationship in (16j) can be a function of  $\eta$  as follows:

$$\begin{aligned} i_D &= I_S \exp\left(\frac{V_{\text{in}}}{V_T}\right) - C_{PS} \\ &\quad \cdot \left[ -\sqrt{\frac{I_S}{M} \exp\left(\frac{V_{\text{in}}}{V_T}\right) + \frac{C_{PS}^2(\eta - 1)^2}{4M^2}} + \frac{C_{PS}(\eta - 1)}{2M} \right] \end{aligned} \quad (19)$$

when  $\eta \ll 1$  or  $g_{\text{mMOS}} \ll C_{PS}$ , the node  $P$  in Fig. 3(b) is ac shorted to ground, no signal is output, and (19) is reduced and tends to  $i_D = 0$ , which causes a large  $\text{IIP}_3$ . When  $\eta \gg 1$  or  $g_{\text{mMOS}} \gg C_{PS}$ , the node  $P$  is open and (19) is reduced to  $i_D = I_S \exp(V_{\text{in}}/V_T)$ , which causes  $\text{IIP}_3$  to equal that of the bipolar single device. The normalized  $\text{IIP}_3$  is

$$\text{IIP}_{3\text{NORM}} = \frac{\text{IIP}_3}{\text{IIP}_{3\text{Bip}}} = 1 \quad (20)$$

when  $\eta \approx 1$  or  $g_{\text{mMOS}} \approx C_{PS}$ , (19) can be reduced to

$$i_D = I_S \exp\left(\frac{V_{\text{in}}}{V_T}\right) + \frac{C_{PS}}{\sqrt{M}} \exp\left(\frac{V_{\text{in}}}{2V_T}\right). \quad (21)$$




Fig. 4. Normalized LNA specifications analyzed with  $\eta$  for the design methodology development.

We can write the polynomial of (21) as

$$i_D = I_S + \frac{C_{PS}}{\sqrt{M}} + \left( I_S + \frac{C_{PS}}{2\sqrt{M}} \right) \left( \frac{V_{in}}{V_T} \right) + \frac{1}{2} \left( I_S + \frac{C_{PS}}{4\sqrt{M}} \right) \times \left( \frac{V_{in}}{V_T} \right)^2 + \frac{1}{6} \left( I_S + \frac{C_{PS}}{8\sqrt{M}} \right) \left( \frac{V_{in}}{V_T} \right)^3 + \dots \quad (22)$$

$IIP_3$  can be obtained through (13)

$$IIP_3 = 2\sqrt{2}V_T \cdot \sqrt{\frac{I_S + \frac{C_{PS}}{2\sqrt{M}}}{I_S + \frac{C_{PS}}{8\sqrt{M}}}}. \quad (23)$$

Since  $I_C = I_D$ ,  $((C_{PS})/\sqrt{M}) = ((g_{mMOS})/\sqrt{M}) = 2\sqrt{I_C}$ , and  $\sqrt{I_C} \gg 4I_S$ , the normalized  $IIP_3$  can be expressed by using (15)

$$IIP_{3NORM} = \frac{IIP_3}{IIP_{3Bip}} = 2. \quad (24)$$

Fig. 4 shows the normalized gain, noise figure, and  $IIP_3$  varying with  $\eta$  through (17a), (18a), (20), and (24). When  $\eta \ll 1$ , even though we could achieve good linearity, low gain and high noise figure are not desirable. When  $\eta \gg 1$ , both the noise and gain can achieve good performance. However, a large current is required, degrading power consumption. When  $\eta \approx 1$ , the achievable noise is nearly the same as that achieved with the bipolar single device since  $g_m$ (ratio)  $\ll 1$ . With  $\eta \approx 1$ , the gain is half of  $A_{cascode}$ , since  $A_{cascode}$  is generally at least a double of the bipolar single-device gain, we could still achieve nearly the same gain as we could with the bipolar single device. Linearity, however, is twice what is achievable in the bipolar single device, as measured by  $IIP_3$ . Therefore,  $\eta \approx 1$  represents an optimum choice for designing and biasing the BiFET LNA.

### B. Design Procedure

The BiFET LNA design could start with the input bipolar transistor. The circuit should be biased near the minimal noise-figure valley, as shown in Fig. 5. An acceptable biasing current




Fig. 5. Measured minimal noise figure versus collector current density based on Jazz Semiconductor Inc.'s SiGe90 process.




Fig. 6. Simplified BiFET LNA schematic in implementation.

could be determined by using  $A_E \times J_C$  (at "A"), where  $A_E$  is the emitter area and  $J_C$  is the collector current density.

The next step is to choose a matching MOSFET based on  $\eta \approx 1$  or  $g_{mMOS} \approx C_{PS}$  to optimize the design specification.  $C_P$  in (A.4) can be reduced by assuming  $g_{mBip} \gg g_{mMOS}$  and  $((g_{mBip})/(C_{BC}s)) \gg 1$  as (shown in the Appendix)

$$C_P = C_{BC} + C_{GS}. \quad (25)$$

Since  $g_{mMOS} = 2\sqrt{M}I_D = 2\sqrt{M}I_C$  and  $C_{GS} \approx (2/3)WLC_{ox}$  in the saturation region, we can obtain an equation of  $W$  through  $\eta = 1$  as follows:

$$\left( \sqrt{W} \right)^2 - \frac{1}{2\pi} \sqrt{\frac{9I_C\mu_n}{2C_{ox}L^3f_0^2}} \cdot \sqrt{W} = -\frac{3C_{BC}}{2LC_{ox}} \quad (26)$$

where  $f_0$  is the operation frequency of the LNA. Solving (26), we can derive

$$W = \left( \frac{1}{2\pi} \sqrt{\frac{9I_C\mu_n}{8C_{ox}L^3f_0^2}} + \frac{1}{2\pi} \sqrt{\frac{9I_C\mu_n}{8C_{ox}L^3f_0^2} - \frac{3C_{BC}}{2C_{ox}L}} \right)^2 \quad (27)$$

TABLE I  
BiFET LNA PERFORMANCE MEASURED AT THE PCS BAND (1.96 GHz)

Supply	Power Gain	Noise Figure	IIP3	$ S_{11} $	$ S_{22} $	$ S_{12} $	Current
2.2V	16.0dB	1.6dB	-6.5dBm	-10.8dB	-14.5dB	-28.0dB	1.43mA
3.0V	20.3dB	1.3dB	-6.0dBm	-10.4dB	-13.2dB	-28.2dB	3.0mA
5.0V	19.5dB	1.55dB	-1.0dBm	-10.2dB	-12.7dB	-28.5dB	3.5mA

TABLE II  
VALUES OF  $\eta$  IN THE BiFET LNA IMPLEMENTATION

Supply	$g_{mBip}$	$g_{mMOS}$	$C_{GS}$	$C_{BC}$	$\eta$
2.2V	50.5mS	6.8mS	0.25pF	0.11pF	1.53
3.0V	105.9mS	9.1mS	0.25pF	0.11pF	2.05
5.0V	122.5mS	10.2mS	0.25pF	0.11pF	2.30

where  $f_0$  must satisfy

$$f_0 \leq \frac{1}{2\pi} \sqrt{\frac{3I_C\mu_n}{4C_{BC}L^2}}. \quad (28)$$

Equation (28) gives the highest operation frequency limit of the BiFET LNA. The high bias current, low B-C capacitance and short-channel length MOSFET is essential to achieving a higher operation frequency. Using (27), we can calculate a  $W$  based on a given  $L$  as an initial value for the design simulation. By repeating the above procedure and adding proper simulation optimization, we can achieve good performance and satisfy the design specification.

#### IV. CHIP IMPLEMENTATION

The BiFET LNA is designed using Jazz Semiconductor Inc.'s 0.18- $\mu\text{m}$  SiGe90 process. This technology offers two types of SiGe n-p-n's: a 75-GHz  $f_T$ , 130-GHz  $f_{\text{MAX}}$ , 3.8-V  $\text{BV}_{\text{CEO}}$  high-speed device, and a 35-GHz  $f_T$ , 100-GHz  $f_{\text{MAX}}$ , 6-V  $\text{BV}_{\text{CEO}}$  high-voltage device. It also offers poly resistors, 3.3-V CMOS, high- $Q$  metal-insulator-metal (MIM) capacitors, and high- $Q$  inductors. The process used includes a 3- $\mu\text{m}$ -thick top-metal inductor built on an  $8 \Omega \cdot \text{cm}$  silicon substrate. More details on the technology can be found in [1] and [2].

The BiFET LNA includes the LNA core, bandgap-referenced circuit, and input and output  $50\Omega$  on-board match. In Fig. 6, the bipolar transistor  $T1$  and MOSFET  $M1$  have been designed by using the methodology proposed in Section III. We consider  $T1$  first. As Fig. 5 shows, the minimal noise figure can be achieved by biasing the transistor at a current density  $J_C \approx 0.05 \text{ mA}/\mu\text{m}^2$ . The emitter area can be obtained based on the current specification  $I_C \approx 1.5 \text{ mA}$ , i.e.,  $A_E = 30 \mu\text{m}^2$ . Thus, we use four parallel n-p-n's with each of them having four emitter fingers, five base fingers, and two collector fingers. The total emitter area is  $0.2 \times 10.16 \times 4 \times 4 \approx 32.5 \mu\text{m}^2$  close to the desired  $30 \mu\text{m}^2$ . The next step is to design MOSFET  $M1$ . We firstly determine whether the personal communication

system (PCS) band frequency is over the maximum operation frequency predicted by (28). Even though the process offers MOSFETs with a shortest gate length  $L = 0.35 \mu\text{m}$ , we still use a longer gate  $L = 0.8 \mu\text{m}$  in the BiFET LNA design to more efficiently verify the design methodology. If we could achieve good performance by using  $L = 0.8 \mu\text{m}$ , the shorter gate length should have no problem performing well. Considering a typical electron mobility  $\mu_n = 260 \text{ cm}^2/\text{V} \cdot \text{s}$ , we can obtain the maximal operation frequency  $f_0 = 3.2 \text{ GHz}$ , which satisfies the PCS band specification. With a typical 20- $\text{\AA}$  gate oxide and the 0.8- $\mu\text{m}$  gate length, we can calculate the gatewidth of  $W \approx 100 \mu\text{m}$  using (27). Taking the MOSFET with  $L = 0.8 \mu\text{m}$  and  $W = 10 \mu\text{m}$  and using ten fingers ( $100 \mu\text{m}$ ) as an initial value, we have optimized the BiFET LNA simulation and determined an eight-finger MOSFET to be the final choice.

The fabricated BiFET LNA is packaged in a 32-pin land grid array (LGA). A die photograph is shown in [6]. We have performed room-temperature tests with a supply voltage ranging from 2.2 to 5 V. Table I shows a typical measurement result at a frequency of 1.96 GHz. The LNA achieves 16-dB power gain,  $-6.5\text{-dBm}$  IIP<sub>3</sub>, and 1.43-mA/3.1-mW power consumption at 2.2-V supply voltage. When biased to 3 and 5 V, the LNA achieves a higher power gain (20.3 dB at 3 V), higher IIP<sub>3</sub> ( $-6 \text{ dBm}$  at 3 V), and lower noise figure (1.3 dB at 3 V). With all the bias conditions, the LNA also achieves a higher reverse isolation ( $\sim 28 \text{ dB}$ ) than the single-device LNA ( $\geq 20 \text{ dB}$ ). To our knowledge, the BiFET LNA configuration and design methodology has resulted in the lowest power consumption reported to date [7], [8].

The design methodology can also be verified by identifying the  $\eta$  value at different supply voltages. Table II shows the calculated  $\eta$  value based on the simulation modeling parameter. At 2.2 V and 1.43 mA, we get  $\eta = 1.53$ , which is close to  $\eta = 1$ , the design optimized point in the design methodology. The power gain of 16 dB is equivalent to the bipolar single-device LNA result as the design methodology predicts. When the bias is 3

and 5 V and the current is higher, the increased  $g_{m\text{MOS}}$  makes  $\eta$  increase to around two, but still not far from  $\eta = 1$ . These evidence that  $\eta \approx 1$  should be an optimized point for the BiFET LNA design.

## V. CONCLUSION

This paper has proposed a new RF circuit configuration: the BiFET LNA, which is based on Jazz Semiconductor Inc.'s SiGe90 BiCMOS process. This LNA merges the low-noise advantage of SiGe bipolar devices with the inherent linearity advantages of MOSFET devices together with the low current and high gain advantage of a cascode configuration to improve the power consumption, gain, noise, and linearity tradeoff in LNA design. Using the newly derived design methodology, we have demonstrated a successful BiFET LNA design. The packaged chip tested on board has achieved a PCS-band gain of 16 dB, a noise figure of 1.6 dB, an IIP3 of  $-6.5$  dBm, and a power consumption of 3 mW. To our knowledge, this is the lowest power consumption reported for an LNA capable of meeting PCS-band requirements.

## APPENDIX

In Fig. 1(d), the voltage gain between  $V_P$  and  $V_{\text{in}}$  can be written as [4]

$$\frac{V_P}{V_{\text{in}}} = -\frac{g_{\text{mBip}}}{g_{\text{mMOS}} + C_{PS}}. \quad (\text{A.1})$$

Using the Miller rule, we can obtain the equivalent capacitance of  $C_{\text{BC}}$  from the node  $P$  to ground as

$$C_{PBC} = \left(1 - \frac{V_{\text{in}}}{V_P}\right) \cdot C_{\text{BC}}. \quad (\text{A.2})$$

$C_P$  can be expressed as

$$C_P = C_{\text{GS}} + C_{PBC}. \quad (\text{A.3})$$

Using (A.1)–(A.3), we can derive  $C_P$  as

$$C_P = \frac{(g_{\text{mBip}} + g_{\text{mMOS}})C_{\text{BC}} + g_{\text{mBip}}C_{\text{GS}}}{g_{\text{mBip}} - C_{\text{BC}}s}. \quad (\text{A.4})$$

## ACKNOWLEDGMENT


The authors wish to acknowledge the process development and modeling groups at Jazz Semiconductor Inc., Newport Beach, CA, and the RFIC Group, Skyworks Systems, Irvine, CA, for helpful discussions and their respective help in realizing the results presented in this paper.

## REFERENCES

- [1] M. Racanelli and P. Kempf, "SiGe BiCMOS technologies for communication systems," in *SSDM Extended Abstract*, Sept. 2002, pp. 286–287.
- [2] M. Racanelli, K. Schuegraf, and A. Kalburge *et al.*, "Ultra high speed SiGe NPN for advanced BiCMOS technology," in *Int. Electron Devices Meeting Tech. Dig.*, 2001, p. 336.
- [3] S. Rofail and K. Yeo, *Low-Voltage, Low-Power Digital BiCMOS Circuits*. Upper Saddle River, NJ: Prentice-Hall, 2000.
- [4] B. Razavi, *Design of Analog CMOS Integrated Circuits*. New York: McGraw-Hill, 2000, pp. 185–187.
- [5] ———, *RF Microelectronics*. Upper Saddle River, NJ: Prentice-Hall, 1998, pp. 14–20.

- [6] P. Ma, M. Racanelli, J. Zheng, and M. Knight, "A 1.4 mA and 3 mW, SiGe90, BiFET low noise amplifier for wireless portable applications," in *RFIC Symp. Dig.*, June 2003, pp. 237–240.
- [7] H. Morkner, M. Frank, and S. Yajima, "A 1.7 mA low noise amplifier with integrated bypass switch for wireless 0.05–6 GHz portable applications," in *IEEE RFIC Symp. Dig.*, June 2001, pp. 235–238.
- [8] P. Ye, B. Agarwal, and M. Reddy *et al.*, "High performance circuits in 0.18  $\mu\text{m}$  SiGe BiCMOS process for wireless applications," in *RFIC Symp. Dig.*, June 2002, pp. 329–332.

**Pingxi Ma** (M'98) received the Ph.D. degree from Peking University, Beijing, China, in 1994.



In 1997, he was a Visiting Scholar with the Royal Institute of Technology, Stockholm, Sweden.

From 1998 to 2000, he was with the University of California at Los Angeles (UCLA) as a Staff Research Associate. He began his industrial career when he joined Conexant Systems and then Jazz Semiconductor Inc., Newport Beach, CA, where he is currently a Senior Designer focused on RF benchmark circuit/circuit intellectual property (IP)

design. He has made his main contributions in high-speed polysilicon emitter bipolar devices, GaAs HBTs, and RF circuit design. He has authored and/or coauthored approximately 40 publications in his focused area.

Dr. Ma is a reviewer for the IEEE TRANSACTIONS ON ELECTRONIC DEVICE and the IEEE ELECTRONIC DEVICE LETTERS.

**Marco Racanelli** (S'86–M'91) received the B.S. degree in electrical engineering from Lehigh University, Bethlehem, PA, in 1987, and the M.S. and Ph.D. degrees in electrical engineering from Carnegie–Mellon University, Pittsburgh, PA, in 1989 and 1991, respectively.

He was involved with technology development at Motorola Inc., where he contributed to bipolar, SiGe, and thin-film semiconductor-on-isolator (SOI) development. He then joined Rockwell International, which spun off Conexant Systems and later Jazz Semiconductor Inc., Newport Beach, CA. He has held jobs of increasing responsibility in the area of RF and analog technology development. He is currently the Executive Director of Design Services and Process Engineering for Jazz Semiconductor Inc., where he leads process development, model, design kit, and design support organizations.



**Jie Zheng** (M'95) received the B.S. degree from Zhejiang University, Hangzhou, China, in 1982, the M.S. degree from Union College, Schenectady, NY, in 1987, and the Ph.D. degree from Arizona State University, Tempe, in 1991, all in electrical engineering.

He was then a Device Model Engineer with Silicon Systems. Since 1996, he has been with Rockwell Semiconductor Systems Inc. (now Jazz Semiconductor Inc.), Newport Beach, CA, where he is responsible for RF device characterization and RF de-

vice modeling.



**Marion Knight** received the B.S. degree in chemical engineering from the University of Illinois at Urbana-Champaign, in 1995.

She is currently a Customer Solutions and Design Automation Engineer with Jazz Semiconductor Inc., Newport Beach, CA.